Update coreboot to LB 20240504 (sync lbmk cd9685d1)
With other recent changes, and this patch, Canoeboot is now
in sync with Libreboot lbmk, commit:
cd9685d12d2b71a00cb6766bb85f392d4db92c83
This is with updated deblobbing, and Canoeboot's no-microcode
patches, that disable microcode updates universally.
Several patches from lbmk (for coreboot) aren't needed,
due to being for boards that Canoeboot does not use, so
those patches have been somewhat rebased, and configs
adapted, but this is otherwise identical.
As in previous Canoeboot updates, I've turned off this
option in all coreboot configs:
CONFIG_USE_BLOBS
Turning off that option prevents the coreboot build system
from ever attempting to use any blobs, but in practise it
would not have done so anyway, because Canoeboot disables
all handling of microcode in the build system.
Signed-off-by: Leah Rowe <info@minifree.org>
2024-05-03 01:16:47 +00:00
|
|
|
From 8c47a1e2fe58a7f841f85bc48a2b3857f529e562 Mon Sep 17 00:00:00 2001
|
2023-07-10 00:50:01 +00:00
|
|
|
From: persmule <persmule@gmail.com>
|
|
|
|
|
Date: Sun, 31 Oct 2021 23:33:26 +0000
|
Update coreboot to LB 20240504 (sync lbmk cd9685d1)
With other recent changes, and this patch, Canoeboot is now
in sync with Libreboot lbmk, commit:
cd9685d12d2b71a00cb6766bb85f392d4db92c83
This is with updated deblobbing, and Canoeboot's no-microcode
patches, that disable microcode updates universally.
Several patches from lbmk (for coreboot) aren't needed,
due to being for boards that Canoeboot does not use, so
those patches have been somewhat rebased, and configs
adapted, but this is otherwise identical.
As in previous Canoeboot updates, I've turned off this
option in all coreboot configs:
CONFIG_USE_BLOBS
Turning off that option prevents the coreboot build system
from ever attempting to use any blobs, but in practise it
would not have done so anyway, because Canoeboot disables
all handling of microcode in the build system.
Signed-off-by: Leah Rowe <info@minifree.org>
2024-05-03 01:16:47 +00:00
|
|
|
Subject: [PATCH 09/16] lenovo/t400: Enable all SATA ports
|
2023-07-10 00:50:01 +00:00
|
|
|
|
|
|
|
|
There are 2 SATA ports on the chassis of t400(s), but at least one dock for
|
|
|
|
|
t400 contains a port for (P/S)ATA device, and t400s has a eSATA port on its
|
|
|
|
|
chassis, and another one on its dock.
|
|
|
|
|
|
|
|
|
|
They have to be unmasked via device tree to use.
|
|
|
|
|
|
|
|
|
|
This patch unmasked all SATA ports found within t400s with factory firmware.
|
|
|
|
|
---
|
|
|
|
|
src/mainboard/lenovo/t400/devicetree.cb | 4 ++--
|
|
|
|
|
1 file changed, 2 insertions(+), 2 deletions(-)
|
|
|
|
|
|
|
|
|
|
diff --git a/src/mainboard/lenovo/t400/devicetree.cb b/src/mainboard/lenovo/t400/devicetree.cb
|
2023-10-26 19:11:40 +00:00
|
|
|
index 259c3e1b21..3d007533a4 100644
|
2023-07-10 00:50:01 +00:00
|
|
|
--- a/src/mainboard/lenovo/t400/devicetree.cb
|
|
|
|
|
+++ b/src/mainboard/lenovo/t400/devicetree.cb
|
|
|
|
|
@@ -46,8 +46,8 @@ chip northbridge/intel/gm45
|
|
|
|
|
register "gpe0_en" = "0x01000000"
|
|
|
|
|
register "gpi1_routing" = "2"
|
|
|
|
|
|
|
|
|
|
- # Set AHCI mode, enable ports 1 and 2.
|
|
|
|
|
- register "sata_port_map" = "0x03"
|
|
|
|
|
+ # Set AHCI mode, enable ports 1, 2, 5 and 6.
|
|
|
|
|
+ register "sata_port_map" = "0x33"
|
|
|
|
|
register "sata_clock_request" = "0"
|
|
|
|
|
register "sata_traffic_monitor" = "0"
|
|
|
|
|
|
|
|
|
|
--
|
|
|
|
|
2.39.2
|
|
|
|
|
|
