2023-04-19 16:45:48 +00:00
|
|
|
---
|
2023-04-21 01:23:56 +00:00
|
|
|
title: Dell Latitude E6400
|
2023-04-19 16:45:48 +00:00
|
|
|
x-toc-enable: true
|
|
|
|
|
...
|
|
|
|
|
|
|
|
|
|
<div class="specs">
|
|
|
|
|
<center>
|
2023-04-19 19:14:59 +00:00
|
|
|
Dell Latitude E6400
|
2023-04-19 16:45:48 +00:00
|
|
|
</center>
|
|
|
|
|
|
|
|
|
|
| ***Specifications*** | |
|
|
|
|
|
|----------------------------|------------------------------------------------|
|
|
|
|
|
| **Manufacturer** | Dell |
|
|
|
|
|
| **Name** | Latitude E6400 |
|
|
|
|
|
| **Released** | 2009 |
|
|
|
|
|
| **Chipset** | Intel Cantiga GM45 |
|
|
|
|
|
| **CPU** | Intel Core 2 Duo (Penryn family). A Quad-core
|
|
|
|
|
mod exists, replacing the Core 2 Duo with a Core Quad |
|
2023-04-19 19:13:18 +00:00
|
|
|
| **Graphics** | Intel GMA 4500MHD (and NVidia Quadro NVS 160M
|
|
|
|
|
on some models) |
|
2023-04-19 16:45:48 +00:00
|
|
|
| **Display** | 1280x800/1440x900 TFT |
|
|
|
|
|
| **Memory** | 2 or 4GB (Upgradable to 8GB) |
|
|
|
|
|
| **Architecture** | x86_64 |
|
|
|
|
|
| **EC** | SMSC MEC5035 with proprietary firmware |
|
|
|
|
|
| **Original boot firmware** | Dell BIOS |
|
|
|
|
|
| **Intel ME/AMD PSP** | Present. Can be completely disabled. |
|
|
|
|
|
| **Flash chip** | SOIC-8 4MiB or 2MiB+4MiB (Upgradable to 16MiB) |
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
```
|
|
|
|
|
W+: Works without blobs;
|
|
|
|
|
N: Doesn't work;
|
|
|
|
|
W*: Works with blobs;
|
|
|
|
|
U: Untested;
|
|
|
|
|
P+: Partially works;
|
|
|
|
|
P*: Partially works with blobs
|
|
|
|
|
```
|
|
|
|
|
|
|
|
|
|
| ***Features*** | |
|
|
|
|
|
|---------------------------------------------------|----|
|
|
|
|
|
| **Internal flashing with original boot firmware** | W+ |
|
|
|
|
|
| **Display** | W+ |
|
|
|
|
|
| **Audio** | W+ |
|
|
|
|
|
| **RAM Init** | W+ |
|
|
|
|
|
| **External output** | W+ |
|
|
|
|
|
| **Display brightness** | P+ |
|
|
|
|
|
|
|
|
|
|
| ***Payloads supported*** | |
|
|
|
|
|
|---------------------------|-----------|
|
2023-04-20 12:13:23 +00:00
|
|
|
| **GRUB** | Works |
|
2023-04-19 16:45:48 +00:00
|
|
|
| **SeaBIOS** | Works |
|
2023-04-20 12:13:23 +00:00
|
|
|
| **SeaBIOS with GRUB** | Works |
|
2023-04-19 16:45:48 +00:00
|
|
|
</div>
|
|
|
|
|
Introduction
|
|
|
|
|
============
|
|
|
|
|
|
2023-04-19 18:14:14 +00:00
|
|
|
**To install Libreboot, see: [E6400 installation
|
|
|
|
|
instructions](../install/e6400.md)**
|
|
|
|
|
|
2023-04-19 18:09:55 +00:00
|
|
|
ROM images for Dell Latitude E6400 will be available in the next Libreboot
|
|
|
|
|
release after 20230413, or you can compile a ROM image for installation via
|
|
|
|
|
lbmk, see: [build instructions](../build/)
|
|
|
|
|
|
|
|
|
|
We believe all models with iGPU are GM45 and will work perfectly. We suspect
|
|
|
|
|
that the dGPU models are PM45 and won't work yet, because Libreboot currently
|
|
|
|
|
supports just the iGPU (Intel graphics) on these machines.
|
2023-04-19 16:45:48 +00:00
|
|
|
|
2023-04-20 17:26:07 +00:00
|
|
|
There are two possible flash chip sizes for the E6400: 4MiB (32Mbit) or 2+4MiB
|
|
|
|
|
(16Mbit+32MBit). Libreboot presently supports the 4MiB version, and provides
|
|
|
|
|
8MiB images for those who upgrade their flash to 8MiB or 16MiB. There appears
|
|
|
|
|
to be several possible mainboard PCBs for the E6400, which we believe mostly
|
|
|
|
|
affects the GPU configuration and the number of available SPI flash footprints:
|
|
|
|
|
|
|
|
|
|
- LA-3801P: iGPU, possibly dual SPI (however only one may be populated)
|
|
|
|
|
- LA-3803P: dGPU, dual SPI (however only one may be populated)
|
|
|
|
|
- LA-3805P: iGPU, single SPI flash (4MiB)
|
|
|
|
|
- LA-3806P: dGPU, unknown SPI configuration (likely at least 4MiB)
|
|
|
|
|
|
|
|
|
|
These PCB numbers can be found either under the black plastic in the RAM slots
|
|
|
|
|
on the bottom (CPU side) of the board, the top left corner near the VGA port
|
|
|
|
|
(top side, under the keyboard and palmrest), or near the CPU backplate (only
|
|
|
|
|
requires removal of the keyboard).
|
|
|
|
|
|
|
|
|
|
We believe that all boards will have at least a single 4MiB flash chip,
|
|
|
|
|
regardless of the number of SPI footprints. This is likely the most common
|
|
|
|
|
configuration on most available systems. The 2+4MiB configuration likely
|
|
|
|
|
would have only been used on systems with full Intel ME firmware with AMT
|
|
|
|
|
functionality, though this configuration has not yet been encountered.
|
2023-04-19 18:09:55 +00:00
|
|
|
|
|
|
|
|
Most people will want to use the 4MiB images.
|
|
|
|
|
|
|
|
|
|
Blob-free setup (no-ME possible)
|
|
|
|
|
---------------
|
|
|
|
|
|
|
|
|
|
This is a GM45/PM45 platform, so completely libre initialisation in
|
|
|
|
|
coreboot is possible, provided by default in Libreboot.
|
|
|
|
|
|
|
|
|
|
Management Engine (ME) firmware removed
|
|
|
|
|
-------------------------
|
|
|
|
|
|
|
|
|
|
This port in Libreboot makes use of `ich9gen` from ich9utils, which
|
|
|
|
|
you can read about in the [ich9utils manual](../install/ich9utils.md) - this
|
|
|
|
|
creates a no-ME setup. The Intel Management Engine firmware (ME) is completely
|
|
|
|
|
removed, and the ME disabled, just like on ThinkPad X200, T400 and so on.
|
2023-04-19 16:45:48 +00:00
|
|
|
|
|
|
|
|
*The E6400 laptops may come with the ME (and sometimes AMT in addition) before
|
|
|
|
|
flashing libreboot. Dell also sold configurations with the ME completely
|
|
|
|
|
disabled, identifiable by a yellow sticker reading "3 ME Disabled" inside the
|
|
|
|
|
bottom panel. This config sets the MeDisable bit in the IFD and sets the ME
|
|
|
|
|
region almost entirely to 1's, with the occasional 32-bit value (likely not
|
|
|
|
|
executable). libreboot disables and removes it by using a modified descriptor:
|
|
|
|
|
see [../install/ich9utils.md](../install/ich9utils.md)*
|
|
|
|
|
(contains notes, plus instructions)
|
