rlcamp
/
libucontext
forked from ariadne/libucontext
1
0
Fork 0
Code Issues Pull Requests Projects Releases Wiki Activity

mips: use REG_OFFSET

arm_linker_fix
Ariadne Conill 2020-03-30 04:07:41 +00:00
parent 08e8a41d6c
commit b04da78fb8
4 changed files with 61 additions and 61 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

24
arch/mips/getcontext.S
View File

@ -25,19 +25,19 @@ FUNC(__getcontext)
PUSH_FRAME(__getcontext)
/* set registers */
sw $s0, ((16 * REG_SZ) + MCONTEXT_GREGS)($a0)
sw $s1, ((17 * REG_SZ) + MCONTEXT_GREGS)($a0)
sw $s2, ((18 * REG_SZ) + MCONTEXT_GREGS)($a0)
sw $s3, ((19 * REG_SZ) + MCONTEXT_GREGS)($a0)
sw $s4, ((20 * REG_SZ) + MCONTEXT_GREGS)($a0)
sw $s5, ((21 * REG_SZ) + MCONTEXT_GREGS)($a0)
sw $s6, ((22 * REG_SZ) + MCONTEXT_GREGS)($a0)
sw $s7, ((23 * REG_SZ) + MCONTEXT_GREGS)($a0)
sw $s0, REG_OFFSET(16)($a0)
sw $s1, REG_OFFSET(17)($a0)
sw $s2, REG_OFFSET(18)($a0)
sw $s3, REG_OFFSET(19)($a0)
sw $s4, REG_OFFSET(20)($a0)
sw $s5, REG_OFFSET(21)($a0)
sw $s6, REG_OFFSET(22)($a0)
sw $s7, REG_OFFSET(23)($a0)
sw $a2, ((28 * REG_SZ) + MCONTEXT_GREGS)($a0)
sw $a3, ((29 * REG_SZ) + MCONTEXT_GREGS)($a0)
sw $a1, ((30 * REG_SZ) + MCONTEXT_GREGS)($a0)
sw $ra, ((31 * REG_SZ) + MCONTEXT_GREGS)($a0)
sw $a2, REG_OFFSET(28)($a0)
sw $a3, REG_OFFSET(29)($a0)
sw $a1, REG_OFFSET(30)($a0)
sw $ra, REG_OFFSET(31)($a0)
sw $ra, (MCONTEXT_PC)($a0)
POP_FRAME(__getcontext)

10
arch/mips/makecontext.S
View File

@ -31,7 +31,7 @@ FUNC(__makecontext)
/* set $zero in the mcontext to 1. */
li $v0, 1
sw $v0, ((0 * REG_SZ) + MCONTEXT_GREGS)($a0)
sw $v0, REG_OFFSET(0)($a0)
/* ensure the stack is aligned on a quad-word boundary. */
lw $t0, UCONTEXT_STACK_PTR($a0)
@ -80,16 +80,16 @@ no_more_arguments:
/* copy link pointer as $s0... */
lw $v1, UCONTEXT_UC_LINK($a0)
sw $v1, ((16 * REG_SZ) + MCONTEXT_GREGS)($a0)
sw $v1, REG_OFFSET(16)($a0)
/* set our $sp */
sw $t0, ((29 * REG_SZ) + MCONTEXT_GREGS)($a0)
sw $t0, REG_OFFSET(29)($a0)
/* $gp is copied as $s1 */
sw $gp, ((17 * REG_SZ) + MCONTEXT_GREGS)($a0)
sw $gp, REG_OFFSET(17)($a0)
/* set our $ra */
sw $t9, ((31 * REG_SZ) + MCONTEXT_GREGS)($a0)
sw $t9, REG_OFFSET(31)($a0)
/* set our $pc */
sw $a1, MCONTEXT_PC($a0)

32
arch/mips/setcontext.S
View File

@ -23,24 +23,24 @@ FUNC(__setcontext)
move $v0, $a0
/* load the registers */
lw $a0, ((4 * REG_SZ) + MCONTEXT_GREGS)($v0)
lw $a1, ((5 * REG_SZ) + MCONTEXT_GREGS)($v0)
lw $a2, ((6 * REG_SZ) + MCONTEXT_GREGS)($v0)
lw $a3, ((7 * REG_SZ) + MCONTEXT_GREGS)($v0)
lw $a0, REG_OFFSET(4)($v0)
lw $a1, REG_OFFSET(5)($v0)
lw $a2, REG_OFFSET(6)($v0)
lw $a3, REG_OFFSET(7)($v0)
lw $s0, ((16 * REG_SZ) + MCONTEXT_GREGS)($v0)
lw $s1, ((17 * REG_SZ) + MCONTEXT_GREGS)($v0)
lw $s2, ((18 * REG_SZ) + MCONTEXT_GREGS)($v0)
lw $s3, ((19 * REG_SZ) + MCONTEXT_GREGS)($v0)
lw $s4, ((20 * REG_SZ) + MCONTEXT_GREGS)($v0)
lw $s5, ((21 * REG_SZ) + MCONTEXT_GREGS)($v0)
lw $s6, ((22 * REG_SZ) + MCONTEXT_GREGS)($v0)
lw $s7, ((23 * REG_SZ) + MCONTEXT_GREGS)($v0)
lw $s0, REG_OFFSET(16)($v0)
lw $s1, REG_OFFSET(17)($v0)
lw $s2, REG_OFFSET(18)($v0)
lw $s3, REG_OFFSET(19)($v0)
lw $s4, REG_OFFSET(20)($v0)
lw $s5, REG_OFFSET(21)($v0)
lw $s6, REG_OFFSET(22)($v0)
lw $s7, REG_OFFSET(23)($v0)
lw $gp, ((28 * REG_SZ) + MCONTEXT_GREGS)($v0)
lw $sp, ((29 * REG_SZ) + MCONTEXT_GREGS)($v0)
lw $fp, ((30 * REG_SZ) + MCONTEXT_GREGS)($v0)
lw $ra, ((31 * REG_SZ) + MCONTEXT_GREGS)($v0)
lw $gp, REG_OFFSET(28)($v0)
lw $sp, REG_OFFSET(29)($v0)
lw $fp, REG_OFFSET(30)($v0)
lw $ra, REG_OFFSET(31)($v0)
lw $t9, (MCONTEXT_PC)($v0)
move $v0, $zero

56
arch/mips/swapcontext.S
View File

@ -26,19 +26,19 @@ FUNC(__swapcontext)
PUSH_FRAME(__swapcontext)
/* set registers */
sd $s0, ((16 * REG_SZ) + MCONTEXT_GREGS)($a0)
sd $s1, ((17 * REG_SZ) + MCONTEXT_GREGS)($a0)
sd $s2, ((18 * REG_SZ) + MCONTEXT_GREGS)($a0)
sd $s3, ((19 * REG_SZ) + MCONTEXT_GREGS)($a0)
sd $s4, ((20 * REG_SZ) + MCONTEXT_GREGS)($a0)
sd $s5, ((21 * REG_SZ) + MCONTEXT_GREGS)($a0)
sd $s6, ((22 * REG_SZ) + MCONTEXT_GREGS)($a0)
sd $s7, ((23 * REG_SZ) + MCONTEXT_GREGS)($a0)
sd $s0, REG_OFFSET(16)($a0)
sd $s1, REG_OFFSET(17)($a0)
sd $s2, REG_OFFSET(18)($a0)
sd $s3, REG_OFFSET(19)($a0)
sd $s4, REG_OFFSET(20)($a0)
sd $s5, REG_OFFSET(21)($a0)
sd $s6, REG_OFFSET(22)($a0)
sd $s7, REG_OFFSET(23)($a0)
sd $a2, ((28 * REG_SZ) + MCONTEXT_GREGS)($a0)
sd $a3, ((29 * REG_SZ) + MCONTEXT_GREGS)($a0)
sd $fp, ((30 * REG_SZ) + MCONTEXT_GREGS)($a0)
sd $ra, ((31 * REG_SZ) + MCONTEXT_GREGS)($a0)
sd $a2, REG_OFFSET(28)($a0)
sd $a3, REG_OFFSET(29)($a0)
sd $fp, REG_OFFSET(30)($a0)
sd $ra, REG_OFFSET(31)($a0)
sd $ra, (MCONTEXT_PC)($a0)
/* copy new context address in $a1 to stack */
@ -48,24 +48,24 @@ FUNC(__swapcontext)
ld $v0, A1_OFFSET($sp)
/* load the registers */
ld $a0, ((4 * REG_SZ) + MCONTEXT_GREGS)($v0)
ld $a1, ((5 * REG_SZ) + MCONTEXT_GREGS)($v0)
ld $a2, ((6 * REG_SZ) + MCONTEXT_GREGS)($v0)
ld $a3, ((7 * REG_SZ) + MCONTEXT_GREGS)($v0)
ld $a0, REG_OFFSET(4)($v0)
ld $a1, REG_OFFSET(5)($v0)
ld $a2, REG_OFFSET(6)($v0)
ld $a3, REG_OFFSET(7)($v0)
ld $s0, ((16 * REG_SZ) + MCONTEXT_GREGS)($v0)
ld $s1, ((17 * REG_SZ) + MCONTEXT_GREGS)($v0)
ld $s2, ((18 * REG_SZ) + MCONTEXT_GREGS)($v0)
ld $s3, ((19 * REG_SZ) + MCONTEXT_GREGS)($v0)
ld $s4, ((20 * REG_SZ) + MCONTEXT_GREGS)($v0)
ld $s5, ((21 * REG_SZ) + MCONTEXT_GREGS)($v0)
ld $s6, ((22 * REG_SZ) + MCONTEXT_GREGS)($v0)
ld $s7, ((23 * REG_SZ) + MCONTEXT_GREGS)($v0)
ld $s0, REG_OFFSET(16)($v0)
ld $s1, REG_OFFSET(17)($v0)
ld $s2, REG_OFFSET(18)($v0)
ld $s3, REG_OFFSET(19)($v0)
ld $s4, REG_OFFSET(20)($v0)
ld $s5, REG_OFFSET(21)($v0)
ld $s6, REG_OFFSET(22)($v0)
ld $s7, REG_OFFSET(23)($v0)
ld $gp, ((28 * REG_SZ) + MCONTEXT_GREGS)($v0)
ld $sp, ((29 * REG_SZ) + MCONTEXT_GREGS)($v0)
ld $fp, ((30 * REG_SZ) + MCONTEXT_GREGS)($v0)
ld $ra, ((31 * REG_SZ) + MCONTEXT_GREGS)($v0)
ld $gp, REG_OFFSET(28)($v0)
ld $sp, REG_OFFSET(29)($v0)
ld $fp, REG_OFFSET(30)($v0)
ld $ra, REG_OFFSET(31)($v0)
ld $t9, (MCONTEXT_PC)($v0)
move $v0, $zero