431 lines
14 KiB
Diff
431 lines
14 KiB
Diff
|
From 9b0766b86ac010b7edfe27d1f7edbb3f27dc742e Mon Sep 17 00:00:00 2001
|
||
|
From: Nicholas Chin <nic.c3.14@gmail.com>
|
||
|
Date: Wed, 31 Jan 2024 22:57:07 -0700
|
||
|
Subject: [PATCH 19/39] mb/dell: Add Latitude E5530 (Ivy Bridge)
|
||
|
|
||
|
Mainboard is QXW10/LA-7902P (UMA). I do not physically have this board;
|
||
|
someone with physical access to one sent me the output of autoport which
|
||
|
I then modified to produce this port. I was also sent the VBT binary,
|
||
|
which was obtained from `/sys/kernel/debug/dri/0/i915_vbt` while running
|
||
|
version A21 of the vendor firmware.
|
||
|
|
||
|
This was originally tested and found to be working as a standalone board
|
||
|
port in Libreboot, but this variant based port in upstream coreboot has
|
||
|
not been tested.
|
||
|
|
||
|
This can be internally flashed by sending a command to the EC, which
|
||
|
causes the EC to pull the FDO pin low and the firmware to skip setting
|
||
|
up any chipset based write protections [1]. The EC is the SMSC MEC5055,
|
||
|
which seems to be compatible with the existing MEC5035 code.
|
||
|
|
||
|
Change-Id: Idaf6618df70aa19d8e60b2263088737712dec5f0
|
||
|
Signed-off-by: Nicholas Chin <nic.c3.14@gmail.com>
|
||
|
---
|
||
|
src/mainboard/dell/snb_ivb_latitude/Kconfig | 7 +
|
||
|
.../dell/snb_ivb_latitude/Kconfig.name | 3 +
|
||
|
.../snb_ivb_latitude/variants/e5530/data.vbt | Bin 0 -> 6144 bytes
|
||
|
.../variants/e5530/early_init.c | 14 ++
|
||
|
.../snb_ivb_latitude/variants/e5530/gpio.c | 194 ++++++++++++++++++
|
||
|
.../variants/e5530/hda_verb.c | 32 +++
|
||
|
.../variants/e5530/overridetree.cb | 39 ++++
|
||
|
7 files changed, 289 insertions(+)
|
||
|
create mode 100644 src/mainboard/dell/snb_ivb_latitude/variants/e5530/data.vbt
|
||
|
create mode 100644 src/mainboard/dell/snb_ivb_latitude/variants/e5530/early_init.c
|
||
|
create mode 100644 src/mainboard/dell/snb_ivb_latitude/variants/e5530/gpio.c
|
||
|
create mode 100644 src/mainboard/dell/snb_ivb_latitude/variants/e5530/hda_verb.c
|
||
|
create mode 100644 src/mainboard/dell/snb_ivb_latitude/variants/e5530/overridetree.cb
|
||
|
|
||
|
diff --git a/src/mainboard/dell/snb_ivb_latitude/Kconfig b/src/mainboard/dell/snb_ivb_latitude/Kconfig
|
||
|
index 03377275f0..183a67bec3 100644
|
||
|
--- a/src/mainboard/dell/snb_ivb_latitude/Kconfig
|
||
|
+++ b/src/mainboard/dell/snb_ivb_latitude/Kconfig
|
||
|
@@ -17,6 +17,11 @@ config BOARD_DELL_SNB_IVB_LATITUDE_COMMON
|
||
|
select SYSTEM_TYPE_LAPTOP
|
||
|
select USE_NATIVE_RAMINIT
|
||
|
|
||
|
+config BOARD_DELL_LATITUDE_E5530
|
||
|
+ select BOARD_DELL_SNB_IVB_LATITUDE_COMMON
|
||
|
+ select BOARD_ROMSIZE_KB_12288
|
||
|
+ select SOUTHBRIDGE_INTEL_C216
|
||
|
+
|
||
|
config BOARD_DELL_LATITUDE_E6430
|
||
|
select BOARD_DELL_SNB_IVB_LATITUDE_COMMON
|
||
|
select BOARD_ROMSIZE_KB_12288
|
||
|
@@ -38,6 +43,7 @@ config MAINBOARD_DIR
|
||
|
default "dell/snb_ivb_latitude"
|
||
|
|
||
|
config MAINBOARD_PART_NUMBER
|
||
|
+ default "Latitude E5530" if BOARD_DELL_LATITUDE_E5530
|
||
|
default "Latitude E6430" if BOARD_DELL_LATITUDE_E6430
|
||
|
default "Latitude E6530" if BOARD_DELL_LATITUDE_E6530
|
||
|
|
||
|
@@ -48,6 +54,7 @@ config USBDEBUG_HCD_INDEX
|
||
|
default 2
|
||
|
|
||
|
config VARIANT_DIR
|
||
|
+ default "e5530" if BOARD_DELL_LATITUDE_E5530
|
||
|
default "e6430" if BOARD_DELL_LATITUDE_E6430
|
||
|
default "e6530" if BOARD_DELL_LATITUDE_E6530
|
||
|
|
||
|
diff --git a/src/mainboard/dell/snb_ivb_latitude/Kconfig.name b/src/mainboard/dell/snb_ivb_latitude/Kconfig.name
|
||
|
index d89185d670..c15ef4028f 100644
|
||
|
--- a/src/mainboard/dell/snb_ivb_latitude/Kconfig.name
|
||
|
+++ b/src/mainboard/dell/snb_ivb_latitude/Kconfig.name
|
||
|
@@ -1,5 +1,8 @@
|
||
|
## SPDX-License-Identifier: GPL-2.0-only
|
||
|
|
||
|
+config BOARD_DELL_LATITUDE_E5530
|
||
|
+ bool "Latitude E5530"
|
||
|
+
|
||
|
config BOARD_DELL_LATITUDE_E6430
|
||
|
bool "Latitude E6430"
|
||
|
|
||
|
diff --git a/src/mainboard/dell/snb_ivb_latitude/variants/e5530/data.vbt b/src/mainboard/dell/snb_ivb_latitude/variants/e5530/data.vbt
|
||
|
new file mode 100644
|
||
|
index 0000000000000000000000000000000000000000..3c54b70be7856a6420d001112d7f17f8bab46ed3
|
||
|
GIT binary patch
|
||
|
literal 6144
|
||
|
zcmeHKU2Gdg5dO}0w$JA~+qs02q)iz56C9e5vuQ#oL0l3O+%|395Q2peO{y4(2uX0t
|
||
|
zuMja1N)bPb1cE+5)fYsCK!89MFQAGChyWpk5PuR<K|G+sLmxmOR4}u5=Rg`mj70g7
|
||
|
zvgdDic6N4dW^QKhynd)>kS^cR)3#-(r*-?zo-O^C(kLvv8XM<+Y3tdt^YY!P?!oTe
|
||
|
zJ^ed-x6w0Lh5fN#jsv5TWE#mtd*_yky}9xDK(kOwLt+C7_AQAd#iwr=o0`gvQZ`{x
|
||
|
z6ZeT`x^^;8+a~jSa^o~PF@8J6N5;o#dhCwebaM;!_oisw1#O9K={qQM<@Oeu$lXeN
|
||
|
z#wJGcW4Y<2)-A{Bot(NoKX%>qdnw-AOi9bKT9Z~HL5|7PJDHz4kGlEx143q+26EH6
|
||
|
z{4KfB^9;?<fTOaiNPy%=@LovL&q<^d1Qdi+Xex9SvIM^ZLq%9cP{A1rE>#dw(WfA;
|
||
|
zBCR3@pCS1a;A|CZW1h7H*l#mW{%y{bf)9ofiz!EHzyiac@{RpMzz>O-<~{hx5tw%b
|
||
|
z3ZJWD4_g-`iF`tUJb}+Vfe;XI1T2Y4_Y!iVk<<T4ce(^PWKh<?N^a`t+}vgNr25iZ
|
||
|
z`!fTBL)ojYF5G?3y|eW=`9>MLB9et&!A7LDDE7&5ye#|hn%s#IWgagDEPNHHMUhb-
|
||
|
ztc9t?uz{bD#kh#kpsE;AO-wWHV?4olPStRPag^~k<737bjBgm<GlC%vRgBe)4U9I%
|
||
|
zg^XUtcE**A5ylOSn;A2V2N;hso?--U#>t|ufS}_`LGs2bcSKCVBh4s0>G7ZR_@NWx
|
||
|
zkph}GhP}~YR?roT!61GqzQ?gBsuv3jY}UXbmr|alv^VxUqbz5<`5=!hhpaa*7DK~4
|
||
|
zP4ad6dhH!>nYpc4{J&G-w{UiWo$zXnTz{tAq0|?c_`QJ7pKmCwIpe7Uix$P?9}v*1
|
||
|
z(aVR6OkMkQ6oM}*UC@j78!~>7=OZCVYXeu|u0SiI4}w$uw6&0P09LF%Hp}O&IA3gl
|
||
|
z4@ap0NfAe+q(ZVm{Bwe*Do~kbCc$Q!x7b3Sk9tLgVmsR<Q4H=9Nl;mmf2xpY<*d*-
|
||
|
z`yI_BR#`La=Oxxt#qgS`3pER^nh^CZ%*qlq2N9@uSAtz-C7AhduB_U|{>#oOrY`tq
|
||
|
z%|?L!zRd2-$V6^@$H<Mj3MXf#F<J+^8%<X2{tnmQTI*aK*ageBrm9^|<Ked3j_s;%
|
||
|
zva<(Dob)BOwdcj8Z67UhYUAjbk==Of9W#D7k!DJobLx$$fXD_wuZyD&Kk-$EIY~S`
|
||
|
zan1ANbFUW8hZ0pUw5)y??*}!;chdgq|0X5;s;m`@YdY{zs4z#z8e;13T6b4tC7gy$
|
||
|
zTwszEQhk0!U$`3=Qi)ZbY^*|bAyvF>@ml^iaX;uzoVB3JA(|h9tcNKXHdA43N0|18
|
||
|
z&3$2QE=)(l=6qQDAWT1oO-<KoblR+&{kk@!)1A8ch^`&b>2=+FU)Mg<35IDJ+8Tp;
|
||
|
z40F)Xt}$rVFdsLxLk7KRn4cKhmj<a3vp%A&kI>eLd38j)HbM_Y%!3i_aD?8An8za8
|
||
|
z@d(AD=Gv&%5;e{}p%i?_q(T*^IwzEx*Eu1wKHV9=lVUvjqv!B@cWER!2fe%`IqO?q
|
||
|
z!=Wf4kzGUaLX8`m#*P^uL?%M#6qc9Qu(YT|ZMb#7UzCc_(DkQYEG<G&Q*QkX`CS`I
|
||
|
z8cwQnl8A#CMH~W79L&{2*Jof_MD5t{bPTAszWUa20yPzD=*wW8)wHSu?avDhffu^!
|
||
|
zL>Q#%k_O0@^DN5S@MXi$D;acJ>#cTV-(U@Offv4ACp4hO4$Ll!WO)s3P4=t9vpWBC
|
||
|
zSckhlcD?xUuX=Gx96Dx{IsQ23r&;o1*+^Cp2RA3nd$A-RIHP2Q7uitC>c67FIR*5}
|
||
|
zB3a%B!?6K=TJ$W+SJv@*9Lms{mTvWmU4Zanj_Z*lSqOGISzYp?yawOqLhVhRt#-E6
|
||
|
zd)YW~h&meh-5prIE}Cr&7f?MMi&cqTt_^%Fa?>k(=`9jVoIf@}{g+WX#TpWuc+!2v
|
||
|
zPG^>A|NZ2GlGsKdGqN{7>Fr7+Hc_^3z}uBhC4?nzOQ*!QyVugGjkK_~$bvtfY`h79
|
||
|
z9rOI3;Mt}9)_G{zXTAPw`8T@6=Ut0r9R5;0#Zy|#8F;v4^UAmqft3iXL|`QXD-l?U
|
||
|
Jz~2*rUjdP?m;3+#
|
||
|
|
||
|
literal 0
|
||
|
HcmV?d00001
|
||
|
|
||
|
diff --git a/src/mainboard/dell/snb_ivb_latitude/variants/e5530/early_init.c b/src/mainboard/dell/snb_ivb_latitude/variants/e5530/early_init.c
|
||
|
new file mode 100644
|
||
|
index 0000000000..ff83db095b
|
||
|
--- /dev/null
|
||
|
+++ b/src/mainboard/dell/snb_ivb_latitude/variants/e5530/early_init.c
|
||
|
@@ -0,0 +1,14 @@
|
||
|
+/* SPDX-License-Identifier: GPL-2.0-only */
|
||
|
+
|
||
|
+#include <bootblock_common.h>
|
||
|
+#include <device/pci_ops.h>
|
||
|
+#include <ec/dell/mec5035/mec5035.h>
|
||
|
+#include <southbridge/intel/bd82x6x/pch.h>
|
||
|
+
|
||
|
+void bootblock_mainboard_early_init(void)
|
||
|
+{
|
||
|
+ pci_write_config16(PCH_LPC_DEV, LPC_EN, CNF1_LPC_EN | MC_LPC_EN
|
||
|
+ | KBC_LPC_EN | FDD_LPC_EN | LPT_LPC_EN
|
||
|
+ | COMB_LPC_EN | COMA_LPC_EN);
|
||
|
+ mec5035_early_init();
|
||
|
+}
|
||
|
diff --git a/src/mainboard/dell/snb_ivb_latitude/variants/e5530/gpio.c b/src/mainboard/dell/snb_ivb_latitude/variants/e5530/gpio.c
|
||
|
new file mode 100644
|
||
|
index 0000000000..0599f13921
|
||
|
--- /dev/null
|
||
|
+++ b/src/mainboard/dell/snb_ivb_latitude/variants/e5530/gpio.c
|
||
|
@@ -0,0 +1,194 @@
|
||
|
+/* SPDX-License-Identifier: GPL-2.0-only */
|
||
|
+
|
||
|
+#include <southbridge/intel/common/gpio.h>
|
||
|
+
|
||
|
+static const struct pch_gpio_set1 pch_gpio_set1_mode = {
|
||
|
+ .gpio0 = GPIO_MODE_GPIO,
|
||
|
+ .gpio1 = GPIO_MODE_GPIO,
|
||
|
+ .gpio2 = GPIO_MODE_GPIO,
|
||
|
+ .gpio3 = GPIO_MODE_GPIO,
|
||
|
+ .gpio4 = GPIO_MODE_GPIO,
|
||
|
+ .gpio5 = GPIO_MODE_NATIVE,
|
||
|
+ .gpio6 = GPIO_MODE_GPIO,
|
||
|
+ .gpio7 = GPIO_MODE_GPIO,
|
||
|
+ .gpio8 = GPIO_MODE_GPIO,
|
||
|
+ .gpio9 = GPIO_MODE_NATIVE,
|
||
|
+ .gpio10 = GPIO_MODE_NATIVE,
|
||
|
+ .gpio11 = GPIO_MODE_NATIVE,
|
||
|
+ .gpio12 = GPIO_MODE_GPIO,
|
||
|
+ .gpio13 = GPIO_MODE_GPIO,
|
||
|
+ .gpio14 = GPIO_MODE_GPIO,
|
||
|
+ .gpio15 = GPIO_MODE_GPIO,
|
||
|
+ .gpio16 = GPIO_MODE_GPIO,
|
||
|
+ .gpio17 = GPIO_MODE_GPIO,
|
||
|
+ .gpio18 = GPIO_MODE_NATIVE,
|
||
|
+ .gpio19 = GPIO_MODE_GPIO,
|
||
|
+ .gpio20 = GPIO_MODE_NATIVE,
|
||
|
+ .gpio21 = GPIO_MODE_GPIO,
|
||
|
+ .gpio22 = GPIO_MODE_GPIO,
|
||
|
+ .gpio23 = GPIO_MODE_NATIVE,
|
||
|
+ .gpio24 = GPIO_MODE_GPIO,
|
||
|
+ .gpio25 = GPIO_MODE_NATIVE,
|
||
|
+ .gpio26 = GPIO_MODE_NATIVE,
|
||
|
+ .gpio27 = GPIO_MODE_GPIO,
|
||
|
+ .gpio28 = GPIO_MODE_GPIO,
|
||
|
+ .gpio29 = GPIO_MODE_GPIO,
|
||
|
+ .gpio30 = GPIO_MODE_NATIVE,
|
||
|
+ .gpio31 = GPIO_MODE_NATIVE,
|
||
|
+};
|
||
|
+
|
||
|
+static const struct pch_gpio_set1 pch_gpio_set1_direction = {
|
||
|
+ .gpio0 = GPIO_DIR_INPUT,
|
||
|
+ .gpio1 = GPIO_DIR_INPUT,
|
||
|
+ .gpio2 = GPIO_DIR_INPUT,
|
||
|
+ .gpio3 = GPIO_DIR_INPUT,
|
||
|
+ .gpio4 = GPIO_DIR_INPUT,
|
||
|
+ .gpio6 = GPIO_DIR_INPUT,
|
||
|
+ .gpio7 = GPIO_DIR_INPUT,
|
||
|
+ .gpio8 = GPIO_DIR_INPUT,
|
||
|
+ .gpio12 = GPIO_DIR_OUTPUT,
|
||
|
+ .gpio13 = GPIO_DIR_INPUT,
|
||
|
+ .gpio14 = GPIO_DIR_INPUT,
|
||
|
+ .gpio15 = GPIO_DIR_INPUT,
|
||
|
+ .gpio16 = GPIO_DIR_INPUT,
|
||
|
+ .gpio17 = GPIO_DIR_INPUT,
|
||
|
+ .gpio19 = GPIO_DIR_INPUT,
|
||
|
+ .gpio21 = GPIO_DIR_INPUT,
|
||
|
+ .gpio22 = GPIO_DIR_INPUT,
|
||
|
+ .gpio24 = GPIO_DIR_INPUT,
|
||
|
+ .gpio27 = GPIO_DIR_INPUT,
|
||
|
+ .gpio28 = GPIO_DIR_OUTPUT,
|
||
|
+ .gpio29 = GPIO_DIR_INPUT,
|
||
|
+};
|
||
|
+
|
||
|
+static const struct pch_gpio_set1 pch_gpio_set1_level = {
|
||
|
+ .gpio12 = GPIO_LEVEL_HIGH,
|
||
|
+ .gpio28 = GPIO_LEVEL_LOW,
|
||
|
+};
|
||
|
+
|
||
|
+static const struct pch_gpio_set1 pch_gpio_set1_reset = {
|
||
|
+ .gpio30 = GPIO_RESET_RSMRST,
|
||
|
+};
|
||
|
+
|
||
|
+static const struct pch_gpio_set1 pch_gpio_set1_invert = {
|
||
|
+ .gpio0 = GPIO_INVERT,
|
||
|
+ .gpio8 = GPIO_INVERT,
|
||
|
+ .gpio13 = GPIO_INVERT,
|
||
|
+ .gpio14 = GPIO_INVERT,
|
||
|
+};
|
||
|
+
|
||
|
+static const struct pch_gpio_set1 pch_gpio_set1_blink = {
|
||
|
+};
|
||
|
+
|
||
|
+static const struct pch_gpio_set2 pch_gpio_set2_mode = {
|
||
|
+ .gpio32 = GPIO_MODE_NATIVE,
|
||
|
+ .gpio33 = GPIO_MODE_GPIO,
|
||
|
+ .gpio34 = GPIO_MODE_GPIO,
|
||
|
+ .gpio35 = GPIO_MODE_GPIO,
|
||
|
+ .gpio36 = GPIO_MODE_GPIO,
|
||
|
+ .gpio37 = GPIO_MODE_GPIO,
|
||
|
+ .gpio38 = GPIO_MODE_GPIO,
|
||
|
+ .gpio39 = GPIO_MODE_GPIO,
|
||
|
+ .gpio40 = GPIO_MODE_NATIVE,
|
||
|
+ .gpio41 = GPIO_MODE_NATIVE,
|
||
|
+ .gpio42 = GPIO_MODE_NATIVE,
|
||
|
+ .gpio43 = GPIO_MODE_NATIVE,
|
||
|
+ .gpio44 = GPIO_MODE_NATIVE,
|
||
|
+ .gpio45 = GPIO_MODE_GPIO,
|
||
|
+ .gpio46 = GPIO_MODE_NATIVE,
|
||
|
+ .gpio47 = GPIO_MODE_NATIVE,
|
||
|
+ .gpio48 = GPIO_MODE_GPIO,
|
||
|
+ .gpio49 = GPIO_MODE_GPIO,
|
||
|
+ .gpio50 = GPIO_MODE_NATIVE,
|
||
|
+ .gpio51 = GPIO_MODE_GPIO,
|
||
|
+ .gpio52 = GPIO_MODE_GPIO,
|
||
|
+ .gpio53 = GPIO_MODE_GPIO,
|
||
|
+ .gpio54 = GPIO_MODE_GPIO,
|
||
|
+ .gpio55 = GPIO_MODE_NATIVE,
|
||
|
+ .gpio56 = GPIO_MODE_NATIVE,
|
||
|
+ .gpio57 = GPIO_MODE_GPIO,
|
||
|
+ .gpio58 = GPIO_MODE_NATIVE,
|
||
|
+ .gpio59 = GPIO_MODE_NATIVE,
|
||
|
+ .gpio60 = GPIO_MODE_GPIO,
|
||
|
+ .gpio61 = GPIO_MODE_NATIVE,
|
||
|
+ .gpio62 = GPIO_MODE_NATIVE,
|
||
|
+ .gpio63 = GPIO_MODE_NATIVE,
|
||
|
+};
|
||
|
+
|
||
|
+static const struct pch_gpio_set2 pch_gpio_set2_direction = {
|
||
|
+ .gpio33 = GPIO_DIR_INPUT,
|
||
|
+ .gpio34 = GPIO_DIR_INPUT,
|
||
|
+ .gpio35 = GPIO_DIR_INPUT,
|
||
|
+ .gpio36 = GPIO_DIR_INPUT,
|
||
|
+ .gpio37 = GPIO_DIR_INPUT,
|
||
|
+ .gpio38 = GPIO_DIR_INPUT,
|
||
|
+ .gpio39 = GPIO_DIR_INPUT,
|
||
|
+ .gpio45 = GPIO_DIR_INPUT,
|
||
|
+ .gpio48 = GPIO_DIR_INPUT,
|
||
|
+ .gpio49 = GPIO_DIR_INPUT,
|
||
|
+ .gpio51 = GPIO_DIR_INPUT,
|
||
|
+ .gpio52 = GPIO_DIR_INPUT,
|
||
|
+ .gpio53 = GPIO_DIR_INPUT,
|
||
|
+ .gpio54 = GPIO_DIR_INPUT,
|
||
|
+ .gpio57 = GPIO_DIR_INPUT,
|
||
|
+ .gpio60 = GPIO_DIR_OUTPUT,
|
||
|
+};
|
||
|
+
|
||
|
+static const struct pch_gpio_set2 pch_gpio_set2_level = {
|
||
|
+ .gpio60 = GPIO_LEVEL_HIGH,
|
||
|
+};
|
||
|
+
|
||
|
+static const struct pch_gpio_set2 pch_gpio_set2_reset = {
|
||
|
+};
|
||
|
+
|
||
|
+static const struct pch_gpio_set3 pch_gpio_set3_mode = {
|
||
|
+ .gpio64 = GPIO_MODE_NATIVE,
|
||
|
+ .gpio65 = GPIO_MODE_NATIVE,
|
||
|
+ .gpio66 = GPIO_MODE_NATIVE,
|
||
|
+ .gpio67 = GPIO_MODE_NATIVE,
|
||
|
+ .gpio68 = GPIO_MODE_GPIO,
|
||
|
+ .gpio69 = GPIO_MODE_GPIO,
|
||
|
+ .gpio70 = GPIO_MODE_GPIO,
|
||
|
+ .gpio71 = GPIO_MODE_GPIO,
|
||
|
+ .gpio72 = GPIO_MODE_NATIVE,
|
||
|
+ .gpio73 = GPIO_MODE_NATIVE,
|
||
|
+ .gpio74 = GPIO_MODE_GPIO,
|
||
|
+ .gpio75 = GPIO_MODE_NATIVE,
|
||
|
+};
|
||
|
+
|
||
|
+static const struct pch_gpio_set3 pch_gpio_set3_direction = {
|
||
|
+ .gpio68 = GPIO_DIR_INPUT,
|
||
|
+ .gpio69 = GPIO_DIR_INPUT,
|
||
|
+ .gpio70 = GPIO_DIR_INPUT,
|
||
|
+ .gpio71 = GPIO_DIR_INPUT,
|
||
|
+ .gpio74 = GPIO_DIR_INPUT,
|
||
|
+};
|
||
|
+
|
||
|
+static const struct pch_gpio_set3 pch_gpio_set3_level = {
|
||
|
+};
|
||
|
+
|
||
|
+static const struct pch_gpio_set3 pch_gpio_set3_reset = {
|
||
|
+};
|
||
|
+
|
||
|
+const struct pch_gpio_map mainboard_gpio_map = {
|
||
|
+ .set1 = {
|
||
|
+ .mode = &pch_gpio_set1_mode,
|
||
|
+ .direction = &pch_gpio_set1_direction,
|
||
|
+ .level = &pch_gpio_set1_level,
|
||
|
+ .blink = &pch_gpio_set1_blink,
|
||
|
+ .invert = &pch_gpio_set1_invert,
|
||
|
+ .reset = &pch_gpio_set1_reset,
|
||
|
+ },
|
||
|
+ .set2 = {
|
||
|
+ .mode = &pch_gpio_set2_mode,
|
||
|
+ .direction = &pch_gpio_set2_direction,
|
||
|
+ .level = &pch_gpio_set2_level,
|
||
|
+ .reset = &pch_gpio_set2_reset,
|
||
|
+ },
|
||
|
+ .set3 = {
|
||
|
+ .mode = &pch_gpio_set3_mode,
|
||
|
+ .direction = &pch_gpio_set3_direction,
|
||
|
+ .level = &pch_gpio_set3_level,
|
||
|
+ .reset = &pch_gpio_set3_reset,
|
||
|
+ },
|
||
|
+};
|
||
|
diff --git a/src/mainboard/dell/snb_ivb_latitude/variants/e5530/hda_verb.c b/src/mainboard/dell/snb_ivb_latitude/variants/e5530/hda_verb.c
|
||
|
new file mode 100644
|
||
|
index 0000000000..3e89a6d75f
|
||
|
--- /dev/null
|
||
|
+++ b/src/mainboard/dell/snb_ivb_latitude/variants/e5530/hda_verb.c
|
||
|
@@ -0,0 +1,32 @@
|
||
|
+/* SPDX-License-Identifier: GPL-2.0-only */
|
||
|
+
|
||
|
+#include <device/azalia_device.h>
|
||
|
+
|
||
|
+const u32 cim_verb_data[] = {
|
||
|
+ 0x111d76df, /* Codec Vendor / Device ID: IDT */
|
||
|
+ 0x1028053d, /* Subsystem ID */
|
||
|
+ 11, /* Number of 4 dword sets */
|
||
|
+ AZALIA_SUBVENDOR(0, 0x1028053d),
|
||
|
+ AZALIA_PIN_CFG(0, 0x0a, 0x04a11020),
|
||
|
+ AZALIA_PIN_CFG(0, 0x0b, 0x0421101f),
|
||
|
+ AZALIA_PIN_CFG(0, 0x0c, 0x400000f0),
|
||
|
+ AZALIA_PIN_CFG(0, 0x0d, 0x90170110),
|
||
|
+ AZALIA_PIN_CFG(0, 0x0e, 0x23011050),
|
||
|
+ AZALIA_PIN_CFG(0, 0x0f, 0x23a1102e),
|
||
|
+ AZALIA_PIN_CFG(0, 0x10, 0x400000f3),
|
||
|
+ AZALIA_PIN_CFG(0, 0x11, 0x400000f0),
|
||
|
+ AZALIA_PIN_CFG(0, 0x1f, 0x400000f0),
|
||
|
+ AZALIA_PIN_CFG(0, 0x20, 0xd5a301a0),
|
||
|
+
|
||
|
+ 0x80862806, /* Codec Vendor / Device ID: Intel */
|
||
|
+ 0x80860101, /* Subsystem ID */
|
||
|
+ 4, /* Number of 4 dword sets */
|
||
|
+ AZALIA_SUBVENDOR(3, 0x80860101),
|
||
|
+ AZALIA_PIN_CFG(3, 0x05, 0x18560010),
|
||
|
+ AZALIA_PIN_CFG(3, 0x06, 0x18560020),
|
||
|
+ AZALIA_PIN_CFG(3, 0x07, 0x18560030),
|
||
|
+};
|
||
|
+
|
||
|
+const u32 pc_beep_verbs[0] = {};
|
||
|
+
|
||
|
+AZALIA_ARRAY_SIZES;
|
||
|
diff --git a/src/mainboard/dell/snb_ivb_latitude/variants/e5530/overridetree.cb b/src/mainboard/dell/snb_ivb_latitude/variants/e5530/overridetree.cb
|
||
|
new file mode 100644
|
||
|
index 0000000000..85c448d010
|
||
|
--- /dev/null
|
||
|
+++ b/src/mainboard/dell/snb_ivb_latitude/variants/e5530/overridetree.cb
|
||
|
@@ -0,0 +1,39 @@
|
||
|
+## SPDX-License-Identifier: GPL-2.0-or-later
|
||
|
+
|
||
|
+chip northbridge/intel/sandybridge
|
||
|
+ device domain 0 on
|
||
|
+ subsystemid 0x1028 0x053d inherit
|
||
|
+
|
||
|
+ device ref igd on
|
||
|
+ register "gpu_cpu_backlight" = "0x00000000"
|
||
|
+ register "gpu_pch_backlight" = "0x03d003d0"
|
||
|
+ end
|
||
|
+
|
||
|
+ chip southbridge/intel/bd82x6x
|
||
|
+ register "usb_port_config" = "{
|
||
|
+ { 1, 1, 0 },
|
||
|
+ { 1, 1, 0 },
|
||
|
+ { 1, 1, 1 },
|
||
|
+ { 1, 1, 1 },
|
||
|
+ { 1, 1, 2 },
|
||
|
+ { 1, 1, 2 },
|
||
|
+ { 1, 1, 3 },
|
||
|
+ { 1, 0, 3 },
|
||
|
+ { 1, 2, 4 },
|
||
|
+ { 1, 1, 4 },
|
||
|
+ { 1, 1, 5 },
|
||
|
+ { 1, 1, 5 },
|
||
|
+ { 1, 0, 6 },
|
||
|
+ { 1, 1, 6 },
|
||
|
+ }"
|
||
|
+
|
||
|
+ device ref xhci on
|
||
|
+ register "superspeed_capable_ports" = "0x0000000f"
|
||
|
+ register "xhci_overcurrent_mapping" = "0x00000c03"
|
||
|
+ register "xhci_switchable_ports" = "0x0000000f"
|
||
|
+ end
|
||
|
+ device ref gbe off end
|
||
|
+ device ref pcie_rp7 on end # BCM5761 Ethernet
|
||
|
+ end
|
||
|
+ end
|
||
|
+end
|
||
|
--
|
||
|
2.39.2
|
||
|
|